Limit this search to....

The Microarchitecture of Pipelined and Superscalar Computers
Contributor(s): Omondi, Amos R. (Author)
ISBN: 1441950818     ISBN-13: 9781441950819
Publisher: Springer
OUR PRICE:   $161.49  
Product Type: Paperback - Other Formats
Published: December 2010
Qty:
Additional Information
BISAC Categories:
- Computers | Hardware - Personal Computers - Pcs
- Computers | Systems Architecture - General
- Computers | Computer Science
Dewey: 004.165
Physical Information: 0.59" H x 6.14" W x 9.21" (0.87 lbs) 266 pages
 
Descriptions, Reviews, Etc.
Publisher Description:
This book is intended to serve as a textbook for a second course in the im- plementation (Le. microarchitecture) of computer architectures. The subject matter covered is the collection of techniques that are used to achieve the highest performance in single-processor machines; these techniques center the exploitation of low-level parallelism (temporal and spatial) in the processing of machine instructions. The target audience consists students in the final year of an undergraduate program or in the first year of a postgraduate program in computer science, computer engineering, or electrical engineering; professional computer designers will also also find the book useful as an introduction to the topics covered. Typically, the author has used the material presented here as the basis of a full-semester undergraduate course or a half-semester post- graduate course, with the other half of the latter devoted to multiple-processor machines. The background assumed of the reader is a good first course in computer architecture and implementation - to the level in, say, Computer Organization and Design, by D. Patterson and H. Hennessy - and familiarity with digital-logic design. The book consists of eight chapters: The first chapter is an introduction to all of the main ideas that the following chapters cover in detail: the topics covered are the main forms of pipelining used in high-performance uniprocessors, a taxonomy of the space of pipelined processors, and performance issues. It is also intended that this chapter should be readable as a brief "stand-alone" survey.